Application No.	Applicant(s)	
09/588,508	GUTHRIE ET AL.	
Examiner	Art Unit	
Aimee J Li	2183	
The MAILING DATE of this communication appears on the cover sheet with the correspondence address All claims being allowable, PROSECUTION ON THE MERITS IS (OR REMAINS) CLOSED in this application. If not included herewith (or previously mailed), a Notice of Allowance (PTOL-85) or other appropriate communication will be mailed in due course. THIS NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIGHTS. This application is subject to withdrawal from issue at the initiative of the Office or upon petition by the applicant. See 37 CFR 1.313 and MPEP 1308.		
1. X This communication is responsive to <u>01 February 2005</u> .		
2. The allowed claim(s) is/are <u>1-11</u> .		
3. The drawings filed on are accepted by the Examiner.		
4.		
FOR THE DEPOSIT OF BIOLOGIC	CAL MATERIAL.	
6. ☐ Interview Summary Paper No./Mail Da 8), 7. ☐ Examiner's Amenda	ite	
	D9/588,508  Examiner  Aimee J Li  ars on the cover sheet with the cover sheet	

## **Drawings**

1. Applicant is requested to supply formal drawings, because the drawings filed 06 June 2000 contain hand written correction and reference numbers.

## REASONS FOR ALLOWANCE

- 2. The following is an examiner's statement of reasons for allowance:
- 3. The device claimed essentially creates compatibility between a strongly ordered processor, i.e. in-order processor, and a weakly ordered memory, i.e. out-of-order memory, as recited in the claim limitations. As argued in Applicant's Appeal Brief filed 01 February 2005, the in-order processor and out-of-order memory combined with the limitation "automatically places a barrier operation on said interconnect following each issuance of a memory access request" has two distinct connotations:
  - a. The barrier operation is not part of the instruction set, therefore the barrier operation cannot be in the instruction program being executed; and
  - b. The device generates the barrier operation for every single memory operation made to the memory system without influence from outside criteria.
- 4. The prior art found has taught one of two types of systems:
  - a. A strongly ordered processor and a strongly ordered memory interconnected,

    therefore barrier operations were not a part of the system nor were they needed in

    the system; or
  - A weakly ordered processor and a weakly ordered memory interconnected,
     therefore barrier operations were part of the instruction set or the barrier

Application/Control Number: 09/588,508

Art Unit: 2183

operations were only placed when certain outside criteria, i.e. criteria other than

the instruction being a memory operation, were met.

5. Any comments considered necessary by applicant must be submitted no later than the

payment of the issue fee and, to avoid processing delays, should preferably accompany the issue

fee. Such submissions should be clearly labeled "Comments on Statement of Reasons for

Allowance."

6. Any inquiry concerning this communication or earlier communications from the

examiner should be directed to Aimee J Li whose telephone number is (571) 272-4169. The

examiner can normally be reached on M-T 7:30am-5:00pm.

7. If attempts to reach the examiner by telephone are unsuccessful, the examiner's

supervisor, Eddie Chan can be reached on (571) 272-4162. The fax phone number for the

organization where this application or proceeding is assigned is 703-872-9306.

8. Information regarding the status of an application may be obtained from the Patent

Application Information Retrieval (PAIR) system. Status information for published applications

may be obtained from either Private PAIR or Public PAIR. Status information for unpublished

applications is available through Private PAIR only. For more information about the PAIR

system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR

system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

AJL

Aimee J. Li

6 April 2005

Seliel

Page 3

TECHNOLOGY CENTER 2100